We define and investigate the problem of electromigration faults caused by spot defects during VLSI manufacturing process. Analysis is given for a simple layout, and simulations are presented and discussed for a more complicated case. It is shown that in some cases, electromigration-dependent parametric faults can make a significant contribution to the total yield estimation.
INTRODUCTION
The deep sub-micron technology in today's very large scale integration (VLSI) manufacturing demands a special care of controlling the cost. The critical area of VLSI layout is a measure that reflects the sensitivity of the layout to defects occurring during the manufacturing process, and is widely used to predict the yield of a VLSI chip. The critical area is traditionally defined as the area of the region of the circuit layout in which the center of an average spot defect with typical properties has to fall in order to generate a circuit fault [1] . Recently, very effective ways of critical area estimation have been developed [2] . Still, critical area is only one of the methods to predict the yield of a chip. Other methods include statistical analysis using Monte-Carlo algorithms [3] .
While yield estimation methods are quite different, they all aim to answer one question: "How many chips would be operational out of some produced amount?". The term operational usually corresponds to the catastrophic yield, meaning the chip fully complies to all logical specifications. Wagner and Koren in [4] discuss the parametric yield, in which the question is: "How many chips will have an acceptable performance?". The term acceptable performance may have different interpretations, e.g. frequency, power consumption, Mean Time To Failure (MTTF), supply voltage, ambient temperature, etc. In their paper they develop an approach to estimate the frequency dependant yield of long interconnect lines.
In this manuscript we shall focus on electromigration-dependent parametric yield (EPY), where one is concerned about the number of chips that will survive electromigration for a given period of time. In Section 2 the analytical treatment of EPY is presented; Section 3 deals with practical solution for finding EPY, and the Summary in Section 4 briefly recapitulates the main points of this research.
ANALYSIS
The probability of spatial defect depends on its location and size. Figures 1 and 2 show a pattern consisting of a single metal wire of width w much less than its length Y , deposited on an insulating substrate of width X. An imperfection in photo mask or photoresist, or contamination can result in the wire be partially or completely broken. If the wire is completely broken, such defect is called fatal, and is well studied [5] . In this section we study defects that cause a partially broken pattern, and calculate f (w), the MTTF of a single wire. Among other deficiencies wire width reduction causes growth of current density, which, in turn, leads to MTTF degradation due to electromigration.
Let w req be the minimal width of wire, such that for a given constant current, its MTTF is at least τ . For a defect to become MTTF-parametric fault with parameter τ , it should fall so that the remaining part of the wire has the width at most w req .
We answer the following question: Where are the loci of defects that cause the MTTF-parametric fault with parameter τ ? Answering the question requires considering two alternative cases, which are presented in Sec. 2.3 and 2.4. Sec. 2.1 and 2.2 give a required background.
Defects size distribution
The defect size probability distribution S(r) is well-studied during last three decades. It is accepted to be
where r0 is the defect radius at which the density function peaks, rM is the maximum size defect expected to occur, q ≈ 1, p ≈ 3, cq and cp are constants such that S(r) is continuous at r0 and
S(r)dr = 1 (see [6] ). It can be shown that for r0 rM (actually, for rM → ∞), q = 1, and p = 3
MTTF Versus Wire Width
Let us now calculate f (w), the MTTF of a single wire of width w. Black in [7] develops the following equation:
where w wire width, d
wire thickness, MT T F mean time to failure in the wire, J current density, A constant embodying physical metal properties, φ activation energy, k
Boltzmann's constant, T wire temperature.
Assuming current I to be flowing through the wire, we get MTTF as a function of wire width provided all other parameters are constant:
we get the following equation:
It would be useful to express the minimal width required for wire to survive at least t hours:
Small Defects
In this subsection we deal with relatively small radii of defects,
. Let L be the critical interval within which the defect must fall in order to cause a parametric fault, i.e., the wire would be operational, but is expected to fail after some time τ due to electromigration. L designates the length of the loci of defects centers that cause the desired MTTF reduction to at most τ , while
Summation of lengths leads to the following equations:
The MTTF-parametric fault with radius r will appear with probability equal to the ratio of L to the total width X on which the fault can fall.
As said, the wire's remaining width should be at least wreq = f −1 (τ ). Therefore the defects with radius less then w−wreq 2
do not contribute MTTF-parametric fault. The average electromigrationdependent parametric fault probability (or EP fault probability) for all defects may be obtained by integrating prob1 multiplied by the fractional number of defects with radius r over radii sizes
Big Defects
Now we have to treat another case, where the defect's radius is grater then half the wire's width (r ≥ w 2
). In this case, the critical area, in which the defect must fall in order to cause parametric fault but not catastrophic fault, is built up of two strips each one of height wreq (see Figure 2) . Therefore we get
and finally
Actually, the upper limit of integration in the last equation should be finite, since defect size is bounded by the die size. Eq. 1 shows that the likelihood of defects bigger than die is very small, therefore we disregard them. Details regarding bounded and unbounded critical area may be found in [8] .
Average Electromigration-dependent Parametric Fault Probability
Since the Equations 6 and 7 are mutually exclusive, the total probability is the sum of the two probabilities:
As shown in Sec. 2.1, S(r) is defined differently in two intervals. Hence, if
Xr 3 dr 
Xr 3 dr
wX(f −1 (τ ) − w) 2 (11) Summarizing the preceding results, note that Eq. 9, 10, and 11 refer to three different cases of relations between r0, τ , and w. Also, recall that from Eq. 4, f −1 (τ ) = 3 τ /C.
All the above results have an apparent property: when the required width decreases towards zero, meaning the DC current in the wire is negligibly small, the average EP fault probability tends towards zero too. Indeed, Equations 9 and 11 have wreq as a factor in the numerator, causing the whole expression to go to zero. Equation 10, however, is not feasible under the assumption wreq → 0, since its two conditions r0 >
Thereby, the EPY is more meaningful for nets with DC currents, such as power grid wires and analog circuits with strong bias current.
SIMULATIONS
The analysis in the previous section shows how complicated is the analytical solution for even very simple structure. For realistic patterns the analytical treatment becomes much more complicated because the figures do not have the same shape and size, and usually do not have a simple periodicity.
The analytical treatment, such as that shown in Section 2, helps to understand the concepts more promptly, but simulation is needed to determine the EP fault probability for realistic layout configurations. This section describes our simulations for estimating the extent of the EPY in a number of cases.
The simulator generates random defects with radius that obeys the rules described in Sec. 2.1, in a uniformly distributed position, and places it upon chip layout. If an event of catastrophic or parametric fault occurs, it is recorded. This process is repeated a large number of times (1000 to 10000). After that the statistics are output. The EPYSIM simulator is our implementation of EPY simulator. It has been written in C++ and contains about 1400 lines of code. EPYSIM was used firstly to simulate single metal wire pattern used in Section 2 in order to ensure its validity. Figure 3 shows the simulation results and analytical solution for EP fault probability as a function of the current in the wire, showing quite a good matching with analytical solution. Secondly, the simulator was run on real design. The design was a NAND2 gate, drawn in Cadence, compiled, and brought to layout (see Fig. 4 ). Then a circuit was extracted from the layout and simulated using Spectre The NAND gate used for simulations and average DC currents in the branches. Only DC component of the current affects MTTF due to electromigration, as described in [9] .
to get currents in wires. Then the layout (in CIF format) along with currents data was supplied to EPYSIM. A scrupulous analysis applied to extract the DC components in the branches within the gate. Simulation result of interest is a plot of the ratio of the number of parametric faults to the number of catastrophic faults for different given MTTFs, see Fig. 4 under the temperature of 400
• K. The graph shows that the effect of EPY may be large.
yield gives the insight on the influence of the EPY on the chip. For example, Figure 5 shows that for given conditions the overall yield is reduced by 20% after 6 years. This demonstrates that even for small digital circuits the contribution of EPY is not negligible. We believe that in chips with strong DC currents, like high-power digital circuits, some analog circuits, etc. the effect will be even stronger.
SUMMARY
In this paper a new yield problem is defined: what is the measure of non-catastrophic chip faults due to electromigration as a result of defects at fabrication stage? Analysis was presented for a simple case of a single wire in the center of large die. The electromigration-dependent parametric fault probability of this pattern is a multicased expression that depends on about 10 parameters. A special simulation program -EPYSIM -was used to compare the analytical calculations with real defects, and to observe the EPY on more complicated patterns, as NAND gate. We show that in some cases the EPY makes a significant contribution to yield estimation of VLSI chip.
